

## AMENDMENTS TO CLAIMS

*Claims 11, 16, 17, 22, 24 and 25 are being amended, and claim 1-9, 13 and 19 are being canceled. All pending claims are reproduced below, including those that remain unchanged.*

1.-9. (Canceled)

10. (Original) A method for double buffering serial transfers during a read operation in which a host attempts to read data from a location in a device, comprising:

(a) serially transferring address bits received from the host into an address shift register in the device,

(b) serially transferring data bits present in a data shift register in the device, from the device to the host, wherein the data bits present in the data shift register are associated with a previous read operation;

(c) after completing the serial transfer of the address bits into the address shift register, transferring, in parallel, the address bits into an address holding register in the device, wherein the address bits identify the location, which contains requested data bits; and

(d) after the requested data bits are read from the location into a data holding register, transferring the requested data bits, in parallel, from the data holding register to the data shift register;

wherein the requested data bits will be transferred, serially, from the data shift register to the host the next time the host performs a read operation.

11. (Currently Amended) A double buffering system for use in a device to which a host writes data, and from which the host reads data, comprising:

an address shift register to serially receive address bits from a host, the address bits identifying a location to which to write data bits, or from which to read data bits;

a data shift register, to serially receive data from the host during a write operation, and to serially transfer data to the host during a read operation;

an address holding register to receive a parallel transfer of address bits from the address shift register; and

a data holding register, to receive a parallel transfer of data bits from the data shift register during a write operation, and to transfer in parallel data bits to the data shift register during a read operation;

wherein during a read operation, data bits transferred from the data holding register to the host, are associated with a previous read operation.

12. (Original) The system of claim 11, wherein during a write operation, after the parallel transfers of the address bits and data bits from the address and data shift registers to the address and data holding registers, the address and data shift registers are available to serially receive additional address bits and data bits from the host.

13. (Canceled)

14. (Original) The system of claim 11, further comprising a serial controller to determine, based on a mode bit, whether a serial transfer from the host to the device is associated with a read operation or a write operation.

15. (Original) The system of claim 14, wherein the serial controller includes a counter that receives a clock signal, and wherein the serial controller uses the counter to determine which bits are address bits and which bits are data bits.

16. (Currently Amended) The system of claim 14, wherein the serial controller includes a switch to select between transferring bits to the ~~first~~ address shift register and the ~~second~~ data shift register.

17. (Currently Amended) A laser driver including:

- a serial controller to control serial transfers between the laser driver and a host;
- an address shift register to serially receive address bits from a host, the address bits identifying a location to which to write data bits, or from which to read data bits;
- a data shift register, to serially receive data bit from the host during a write operation, and to serially transfer data bits to the host during a read operation,
- an address holding register to receive a parallel transfer of address bits from the address shift register; and
- a data holding register, to receive a parallel transfer of data bits from the data shift register during a write operation, and to transfer in parallel data bits to the data shift register during a read operation;

wherein during a read operation, data bits transferred from the data holding register to the host, are associated with a previous read operation.

18. (Original) The system of claim 17, wherein during a write operation, after the parallel transfers of the address bits and data bits from the address and data shift registers to the address and data holding registers, the address and data shift registers are available to serially receive additional address bits and data bits from the host.

19. (Canceled)

20. (Original) The laser driver of claim 17, wherein the serial controller includes a counter that receives a serial clock (SCLK) signal, and wherein the serial controller uses the counter to determine which bits are address bits and which bits are data bits.

21. (Original) The laser driver of claim 20, wherein, during a write operation, the serial controller includes a switch to select between transferring bits to the address shift register and the data shift register.

22. (Currently Amended) The laser driver of claim 17, further comprising:

a parallel address bus connecting the address holding register to a plurality of driver registers bank; and

a parallel data bus connecting the data holding register to the plurality of driver registers bank.

23. (Original) The laser driver of claim 17, further comprising:  
a parallel address bus connecting the address holding register to a timing memory;  
and  
a parallel data bus connecting the data holding register to the timing memory.
24. (Currently Amended) The laser driver of claim 17, wherein the address and data holding registers each comprises a latch.
25. (Currently Amended) ~~The A~~ laser driver of ~~claim 20~~, including:  
a serial controller to control serial transfers between the laser driver and a host  
wherein the serial controller includes a counter that receives a serial clock (SCLK) signal,  
and wherein the serial controller uses the counter to determine which bits are address bits  
and which bits are data bits;  
an address shift register to serially receive address bits from a host, the address  
bits identifying a location to which to write data bits, or from which to read data bits;  
a data shift register, to serially receive data bit from the host during a write  
operation, and to serially transfer data bits to the host during a read operation;  
an address holding register to receive a parallel transfer of address bits from the  
address shift register;  
a data holding register, to receive a parallel transfer of data bits from the data shift  
register during a write operation, and to transfer in parallel data bits to the data shift  
register during a read operation; and

~~further comprising~~ logic that receives at least two least significant bits from the counter to thereby provide a level of confidence that a serial enable signal going high was not due to a glitch.

26. (Original) The laser driver of claim 25, wherein the logic includes:

an AND gate that receives the at least two least significant bits from the counter;

a 1-bit latch that includes a data input that receives an output from the AND gate,  
and an enable input attached to a send enable (SEN) line; and

a strobe circuit including an enable input that receives an output of the 1-bit latch;

wherein an output of the strobe circuit is used to ensure that possible glitches on the SEN line do not cause accidental reads or writes.